
PIC32MX1XX/2XX
DS61168D-page 10
Preliminary
2011-2012 Microchip Technology Inc.
Pin Diagrams (Continued)
44-Pin QFN(1,2,3)
= Pins are up to 5V tolerant
Note
1:
2:
Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 “I/O Ports” for more
information.
3:
The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to VSS externally.
4:
This pin function is available on PIC32MX230F064D and PIC32MX250F128D devices only.
RPB
8
/S
CL1/CT
E
D
10/PMD4/RB8
RPB
7
/CTED3
/P
MD
5/
INT0/RB
7
V
BUS
R
P
B5
/U
SB
ID
/R
B
5
V
DD
V
SS
RPC5/PMA
3/RC5
RPC4/PMA
4/RC4
A
N
12
/R
PC
3/
R
C
3
T
D
I/
RPA
9
/P
MA9/
RA9
SO
SCO/
RPA4
/T1CK
/CTED9/
RA4
44
43
42
41
40
39
38
37
36
35
34
1
33
SOSCI/RPB4/RB4
RPC6/PMA1/RC6
2
32
TDO/RPA8/PMA8/RA8
RPC7/PMA0/RC7
3
31
OSC2/CLKO/RPA3/RA3
RPC8/PMA5/RC8
4
30
OSC1/CLKI/RPA2/RA2
RPC9/CTED7/PMA6/RC9
5
29
VSS
6
PIC32MX210F016D
28
VDD
VCAP
7
27
AN8/RPC2/PMA2/RC2
8
26
AN7/RPC1/RC1
PGEC2/RPB11/D-/RB11
9
25
AN6/RPC0/RC0
VUSB3V3
10
24
AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/CNB3/RB3
AN11/RPB13/CTPLS/PMRD/RB13
11
23
AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/CNB2/RB2
12
13
14
15
16
17
18
19
20
21
22
PGE
D
(4)
/TMS
/P
M
A
10/
RA10
PG
E
C
(4
) /TCK/CTED8/PMA7
/RA7
CV
REF
/A
N10/
C3I
N
B
/RP
B14/
VB
USON/SCK1/CTED5/RB14
AN9
/C3I
N
A/
RPB1
5/S
C
K2/
C
TE
D6/
P
MCS1/
R
B15
AV
SS
AV
DD
MC
LR
PG
ED3/
V
REF
+/CV
REF
+/AN0/C3INC/RPA0
/CTED1/PMD7
/RA0
PGE
C
3/V
RE
F
-/
C
V
REF
-/
AN1/
RPA1
/CTED2/
P
MD6
/RA1
PG
ED1/
AN2/
C1I
N
D/
C2I
N
B/
C
3IND/RPB0/PMD0
/RB0
PG
EC1/
AN3/
C1I
N
C
/C2I
N
A/
RPB1/
C
TED12/
PMD1
/RB1
PGED2/RPB10/D+/CTED11/RB10
RPB9/SDA1/CTED4/PMD3/RB9
PIC32MX220F032D
PIC32MX230F064D
PIC32MX250F128D